# CS152A Lab 1 Workshop 1

In the previous session you were given a tutorial of FPGA design and implementation, and went through the whole process using Xilinx’s toolchain. In this session, you will explore the example’s simulation process to learn more about behavioral simulation, debugging, and design.

Answer the following questions as much as you can and include the answers in your lab report.

## Clock Enable

1. In the nexys3.v file, there is a signal/reg named clk\_en. Read the section of code that’s relevant to clk\_en and try to understand what this signal does.
2. Add clk\_en to the simulation’s waveform tab and then run the simulation again. Use the cursor to find the periodicity of this signal. Capture a waveform picture that shows two occurrences of clk\_en, and include it in the lab report. Indicate the exact period of the signal in the report.
3. What is the value of clk\_dv singal during the clock cycle that clk\_en is high?
4. Draw a simple schematic/diagram of signals clk\_dv, clk\_en, and clk\_en\_d signals. It should be a translation of the corresponding Verilog code.

## Instruction Valid

1. Now move on to the signal inst\_vld. Read the relevant code and use the simulation as your aid, answer the following questions in your lab report.
2. Write down the first simulation time interval (exact number) during which the expression inst\_vld = ~step\_d[0] & step\_d[1] & clk\_en\_d evaluates to 1.
3. What is the purpose of clk\_en\_d signal when used in expression ~step\_d[0] & step\_d[1] & clk\_en\_d? Why don't we use clk\_en?
4. Include waveform captures that clearly show the timing relationship between clk\_en, step\_d[1], step\_d[0], btnS, clk\_en\_d, and inst\_vld.
5. Draw a simple schematic/diagram to illustrate the logical relationship amongst the signals above. It should be a translation of the corresponding Verilog code.

## Register File

1. The sequencer’s register file is located in a file called seq\_rf.v. It stores the values of the four registers. Take a look at the source code and see if you can understand how it is implemented. Answer the following questions in the lab report.
2. Find the line of code where a register is written a non-zero value. Is this sequential logic or combinatorial logic?
3. Find the lines of code where the register values are read out from the register file. Is this sequential or combinatorial logic? If you were to manually implement the readout logic, what kind of logic elements would you use?
4. Draw a circuit diagram of the register file block. It should be a translation of the corresponding Verilog code.
5. Capture a waveform that shows the first time register 3 is written with a non-zero value.